# CSC 370 - Computer Architecture and Organization 

Lecture 7 - Register Transfer and Microoperations

## Microoperations

- Digital systems are modular in nature, with modules containing registers, decoders, arithmetic elements, control logic, etc.
- These digital components are defined by the registers that they contain and the operations performed on their data. These operations are called microoperations.
- Microoperations are elementary operations performed on the information stored in one or more registers.


## Hardware Organization

- The hardware organization of a digital computer is best defined by specifying:
- The set of register that it contains and their function.
- The sequence of microoperations performed on the binary information stored in the registers.
- The control signals that initiates the sequence of microoperations.


## Register Transfer Language

- A register transfer language is a notation used to describe the microperation transfers between registers.
- It is a system for expressing in symbolic form the microoperation sequences among register that are used to implement machine-language instructions.


## Registers and Register Transfer

- Registers are denoted by capital letters and are sometimes followed by numerals, e.g.,
- MAR - Memory Address Register (holds addresses for the memory unit)
- PC - Program Counter (holds the next instruction's address)
- IR - Instruction Register (holds the instruction being executed)
- R1 - Register 1 (a CPU register)
- We can indicate individual bits by placing them in parentheses, e.g., PC(8-15), R2(5), etc.


## Block Diagrams of Registers



Register $R$


Numbering of Bits

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Showing Indivdual Bits


Divided Into Two Parts

## Register Transfer Language Instructions

- Register Transfer $\quad \mathrm{R} 2 \leftarrow \mathrm{R} 1$
- Simultaneous Transfer

$$
\mathrm{R} 2 \leftarrow \mathrm{R} 1, \mathrm{R} 1 \leftarrow \mathrm{R} 2
$$

- Conditional Transfer (Control Function)
$\mathrm{P}: \mathrm{R} 2 \leftarrow \mathrm{R} 1$
or

$$
\text { If }(\mathrm{P}=1) \text { Then } \mathrm{R} 2 \leftarrow \mathrm{R} 1
$$

- Conditional, Simultaneous Transfer
$\mathrm{T}: \mathrm{R} 2 \leftarrow \mathrm{R} 1, \mathrm{R} 1 \leftarrow \mathrm{R} 2$


## Basic Symbols For Register Transfer

| Symbol | Description | Examples |
| :--- | :--- | :--- |
| Letters (and <br> numerals) | Denotes a <br> register | $\mathrm{MAR}, \mathrm{R} 2$ |
| Parentheses ( ) | Denotes a part <br> of a register | $\mathrm{R} 2(0-7), \mathrm{R} 2(\mathrm{~L})$ |
| Arrow $\rightarrow$ | Denotes Transfer <br> of information | $\mathrm{R} 2 \leftarrow \mathrm{R} 1$ |
| Comma , | Separates 2 <br> microoperations | $\mathrm{R} 2 \leftarrow \mathrm{R} 1, \mathrm{R} 1 \leftarrow \mathrm{R} 1$ |

## Register Transfer and Hardware

- Every statement in Register Transfer Language implies the existence of hardware that implements the microoperation.
- The statement $\mathrm{P}: \mathrm{R} 2 \leftarrow \mathrm{R} 1$ implies the existence of the necessary circuitry to implement the transfer as well as the mechanism to set and clear the control variable P .

Transfer from R1 to R 2 when $\mathrm{P}=1$


## The Bus

- A bus is a set of common wires that carries data between registers.
- There is a separate wire for every bit in the registers.
- There are also a set of control signals which determines which register is selected by the bus at a particular time.
- A bus can be constructed using multiplexer which enable a sets of registers to share a common bus for data transfer.


## Data Transfer Using the Bus

- The select lines $S_{1}$ and $S_{0}$ indicate which of four register will have its contents transferred to the bus.
- In general, a bus system will multiplex $k$ registers of $n$ bit each to produce a $n$-line common bus.
- It will require $n \mathrm{kx} 1$ multiplexers.
- The bus is connected to the inputs of all destination registers. and will activate the load control of the selected register when it is ready to transfer data. This can be written as:
- $R 2 \leftarrow B U S, B U S \leftarrow R 1 \quad$ or $\quad R 2 \leftarrow R 1$

Function Table for the Bus

| $\underline{\mathbf{S}}_{\boldsymbol{1}}$ | $\underline{\mathbf{S}}_{\mathbf{0}}$ | $\underline{\text { Register Selected }}$ |
| :---: | :---: | :---: |
| 0 | 0 | A |
| 0 | 1 | B |
| 1 | 0 | C |
| 1 | 1 | D |



## Three State-Bus Buffers

- A bus can be built using three-state buffers instead of multiplexers.
- A three-state gate has three states: 1,0 and a highimpedance state, which behaves like an open circuit.
- It is possible to connect a large number of threestate gates in a common bus line without overloading it.


## Graphic Symbols For Three State-Buffer




## Memory Transfer

- There are two primary operations involving memory:
- $\underline{\text { Read }}$ - transferring data from memory
- Write - transferring data into memory
- To indicate in Register Transfer Language that we are moving data from a memory address to the data register, we write:

Read: DR $\leftarrow \mathrm{M}[\mathrm{AR}]$

- To indicate in RTL that we are moving data from Register 1 to a memory location, we write:

Write: $\mathrm{M}[\mathrm{AR}] \leftarrow \mathrm{R} 1$

## Microoperations

- Microoperations are classified into four categories:
- Register transfer microoperations (data moves from register to register)
- Arithmetic microoperations (perform arithmetic on data in registers)
- Logic microoperations (perform bit manipulation on data in registers)
- Shift microoperations (perform shift on data in registers)


## Arithmetic Microoperations

- Unlike register transfer microoperations, arithmetic microoperations change the information content.
- The basic arithmetic microoperations are:
- addition
- subtraction
- increment
- decrement
- shift


## Arithmetic Microoperations (continued)

- The RTL statement:
$\mathrm{R} 3 \leftarrow \mathrm{R} 1+\mathrm{R} 2$
indicates an add microoperation. We can similarly specify the other arithmetic microoperations.
- Multiplication and division are not considered microoperations.
- Multiplication is implemented by a sequence of adds and shifts.
- Division is implemented by a sequence of substracts and shifts.


## Arithmetic Microoperations

| Symbolic <br> Designation | Description |
| :--- | :--- |
| $\mathrm{R} 3 \leftarrow \mathrm{R} 1+\mathrm{R} 2$ | Contents of R1 plus R2 transferred to R3 |
| $\mathrm{R} 3 \leftarrow \mathrm{R} 1-\mathrm{R} 2$ | Contents of R1 minus R2 transferred to R3 |
| $\mathrm{R} 2 \leftarrow \overline{\mathrm{R} 2}$ | Complement contents of R2 (1's comp.) |
| $\mathrm{R} 2 \leftarrow \overline{\mathrm{R} 2}+1$ | 2's complment contens of R2 (negate) |
| $\mathrm{R} 3 \leftarrow \mathrm{R} 1+\overline{\mathrm{R} 2}+1$ | R 1 plus 2's comp. of R1 |
| $\mathrm{R} 1 \leftarrow \mathrm{R} 1+1$ | Increment content of R1 by 1 |
| $\mathrm{R} 1 \leftarrow \mathrm{R} 1-1$ | Decrement content of R1 by 1 |

## Binary Adder

- We implement a binary adder with registers to hold the data and a digital circuit to perform the addition (called a binary adder).
- The binary adders is constructed using full adders connected in cascade so that the carry produced by one full adder becomes an input for the next.
- Adding two $n$-bit numbers requires $n$ full adders.
- The $n$ data bits for $\boldsymbol{A}$ and $\boldsymbol{B}$ might come from $\boldsymbol{R 1}$ and $\boldsymbol{R} \mathbf{2}$ respectively



## Adder-Subtracter

- Subtracting $\boldsymbol{A}-\boldsymbol{B}$ is most easily done by adding $\boldsymbol{B}$ ' to $\boldsymbol{A}$ and then adding 1.
- This makes it convenient to combine both addition and subtraction into one circuit, called an addersubtracter.
- M is the mode indicator
$-\mathrm{M}=0$ indicates addition ( B is left alone and $\mathrm{C}_{0}$ is 0 )
- $\mathrm{M}=1$ indicates subtraction ( B is complement and $\mathrm{C}_{0}$ is 1).



## Binary Incrementer

- The binary incrementer adds 1 to the contents of a register, e.g., a register storing 0101 would have 0110 in it after being incremented.
- There are times when we want incrementing done independent of a register. We can accomplish this with a series of cascading half-adders.

4-Bit Binary Incrementer


## Arithmetic Circuit

- We can implement 7 arithmetic microoperations (add, add with carry, subtract, subtract with borrow, increment, decrement and transfer) with one circuit.
- We provide a series of cascading full adders with $\mathrm{A}_{\mathrm{i}}$ and the output of a $4 \times 1$ multiplexer.
- The multiplexers' inputs are two selects, $\mathrm{B}_{\mathrm{i}}, \mathrm{B}_{\mathrm{i}}{ }^{\prime}$, logical 0 and logical 1.
- Which of these four values we provide (together with the carry) determines which microoperation is performed.


## Arithmetic Circuit Function Table

Select Input Output

| $\underline{\mathbf{S}_{\mathbf{1}}}$ | $\underline{\mathbf{S}}_{\mathbf{0}}$ | $\underline{\mathbf{C}_{\underline{\mathbf{i}}}}$ | $\underline{\mathbf{Y}}$ | $\underline{\mathrm{D}=\mathrm{A}+\mathrm{Y}+\mathbf{C}_{\underline{\underline{n}}}}$ | $\underline{\text { Microoperation }}$ |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | B | $\mathrm{D}=\mathrm{A}+\mathrm{B}$ | Add |
| 0 | 0 | 1 | B | $\mathrm{D}=\mathrm{A}+\mathrm{B}+1$ | Add with Carry |
| 0 | 1 | 0 | $\overline{\mathrm{~B}}$ | $\mathrm{D}=\mathrm{A}+\overline{\mathrm{B}}$ | Subtract with Borrow |
| 0 | 1 | 1 | $\overline{\mathrm{~B}}$ | $\mathrm{D}=\mathrm{A}+\overline{\mathrm{B}}+1$ | subtract |
| 1 | 0 | 0 | 0 | $\mathrm{D}=\mathrm{A}$ | Transfer A |
| 1 | 0 | 1 | 0 | $\mathrm{D}=\mathrm{A}+1$ | Increment A |
| 1 | 1 | 0 | 1 | $\mathrm{D}=\mathrm{A}-1$ | Decrement A |
| 1 | 1 | 1 | 1 | $\mathrm{D}=\mathrm{A}$ | Transfer A |



## The Microoperations of the Arithmetic Circuit

- When $\mathrm{S}_{1} \mathrm{~S}_{0}=00$, the MUX provides B. The result is Add (for $\mathrm{C}_{\mathrm{in}}=0$ ) or Add With Carry (for $\mathrm{C}_{\mathrm{in}}=$ 1).
- When $\mathrm{S}_{1} \mathrm{~S}_{0}=01$, the MUX provides B'. The result is Subtract with Borrow (for $\mathrm{C}_{\text {in }}=0$ ) or Subtract (for $\mathrm{C}_{\text {in }}=1$ ).
- When $\mathrm{S}_{1} \mathrm{~S}_{0}=10$, the MUX provides 0 . The result is Transfer (for $\mathrm{C}_{\mathrm{in}}=0$ ) or Increment (for $\mathrm{C}_{\mathrm{in}}=$ 1).
- When $\mathrm{S}_{1} \mathrm{~S}_{0}=11$, the MUX provides 1. The result is Decrement (for $\mathrm{C}_{\mathrm{in}}=0$ ) or Transfer (for $\mathrm{C}_{\mathrm{in}}=$ 1).


## Logic Microoperations

- Logic microoperations are binary operations performed on corresponding bits of two bit strings.
- Example: P: R1 $\leftarrow \mathrm{R} 1 \oplus \mathrm{R} 2$

1010 Content of R1
1100 Content of R2
0110 Content of R1 after $\mathrm{P}=1$

- Special Symbols used for logic operations:
$\wedge$ - AND $\vee$ - OR
$\oplus$ - XOR

This avoids confusing AND with multiplication, OR with addition, etc.

Truth Tables for 16 2-Variable Function

| $\underline{\mathbf{x}}$ | $\underline{y}$ | $\underline{\mathbf{F}}_{\underline{\mathbf{0}}}$ | $\underline{\mathbf{F}}_{\mathbf{1}}$ | $\underline{\mathbf{F}_{\mathbf{2}}}$ | $\underline{\mathbf{F}_{\mathbf{3}}}$ | $\mathbf{F}_{\mathbf{4}}$ | $\underline{\mathbf{F}_{\mathbf{5}}}$ | $\mathbf{F}_{\underline{\mathbf{6}}}$ | $\underline{\mathbf{F}}_{\mathbf{7}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Truth Tables for 16 2-Variable Function (continued)

| $\underline{\mathbf{x}}$ | $\underline{\mathbf{y}}$ | $\underline{\mathbf{F}_{\underline{8}}}$ | $\underline{\mathbf{F}_{\mathbf{9}}}$ | $\underline{\mathbf{F}_{\mathbf{1 0}}}$ | $\underline{\mathbf{F}}_{\underline{11}}$ | $\underline{\mathbf{F}}_{\mathbf{1 2}}$ | $\underline{\mathbf{F}}_{\underline{13}}$ | $\underline{\mathbf{F}}_{\mathbf{1 4}}$ | $\underline{\mathbf{F}}_{\mathbf{1 5}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Sixteen Logic Microoperations

| $\underline{\text { Boolean Function }}$ | Microoperation | Name |
| :---: | :---: | :--- |
| $\mathrm{F}_{0}=0$ | $\mathrm{~F} \leftarrow 0$ | Clear |
| $\mathrm{F}_{1}=\mathrm{xy}$ | $\mathrm{F} \leftarrow \mathrm{A} \wedge \mathrm{B}$ | AND |
| $\mathrm{F}_{2}=\mathrm{xy}$ | $\mathrm{F} \leftarrow \mathrm{A} \wedge \overline{\mathrm{B}}$ |  |
| $\mathrm{F}_{3}=\mathrm{x}$ | $\mathrm{F} \leftarrow \mathrm{A}$ | Transfer A |
| $\mathrm{F}_{4}=\mathrm{x} \mathrm{x}^{\prime} \mathrm{y}$ | $\mathrm{F} \leftarrow \overline{\mathrm{A}} \wedge \mathrm{B}$ |  |
| $\mathrm{F}_{5}=\mathrm{y}$ | $\mathrm{F} \leftarrow \mathrm{B}$ | Transfer B |
| $\mathrm{F}_{6}=\mathrm{x} \oplus \mathrm{y}$ | $\mathrm{F} \leftarrow \mathrm{A} \oplus \mathrm{B}$ | Exclusive-OR |
| $\mathrm{F}_{7}=\mathrm{x}+\mathrm{y}$ | $\mathrm{F} \leftarrow \mathrm{A} \vee \mathrm{B}$ | OR |

## Sixteen Logic Microoperations (continued)

| Boolean Function | Microoperation | Name |
| :--- | :--- | :--- |
| $\mathrm{F}_{8}=(\mathrm{x}+\mathrm{y})^{\prime}$ | $\mathrm{F} \leftarrow \overline{\mathrm{A} \vee \mathrm{B}}$ | NOR |
| $\mathrm{F}_{9}=(\mathrm{x} \oplus \mathrm{y})^{\prime}$ | $\mathrm{F} \leftarrow \overline{\mathrm{A} \oplus \overline{\mathrm{B}}}$ | Exclusive-NOR |
| $\mathrm{F}_{10}=\mathrm{y}$, | $\mathrm{F} \leftarrow \overline{\mathrm{B}}$ | Complement B |
| $\mathrm{F}_{11}=\mathrm{x}+\mathrm{y} \mathrm{y}^{\prime}$ | $\mathrm{F} \leftarrow \mathrm{A} \vee \overline{\mathrm{B}}$ |  |
| $\mathrm{F}_{12}=\mathrm{x} \mathrm{x}^{\prime}$ | $\mathrm{F} \leftarrow \overline{\mathrm{A}}$ | Complement A |
| $\mathrm{F}_{13}=\mathrm{x} \mathrm{x}^{\prime}+\mathrm{y}$ | $\mathrm{F} \leftarrow \overline{\mathrm{A}} \vee \mathrm{B}$ |  |
| $\mathrm{F}_{14}=(\mathrm{xy})^{\prime}$ | $\mathrm{F} \leftarrow \overline{\mathrm{A} \wedge \mathrm{B}}$ | NAND |
| $\mathrm{F}_{15}=1$ | $\mathrm{~F} \leftarrow$ all $1{ }^{\prime} \mathrm{s}$ | Set to all 1's |

One Stage of Logic Circuit


## Logic Applications

- Logic Operations allow us to manipulate individual bits in ways that we could not do otherwise.
- These applications include:
- selective set
- selective complement
- select clear
- mask
- insert
- clear


## Selective-Set

- Selective-set sets to 1 the bits in register A where there is a corresponding 1 in register B:

1010 Content of A before
1100 Content of B (logic operand)
1110 Content of A after

- This is done using the logical-OR operation.


## Selective Complement

- Selective-complement complements the bits in register A where there is a corresponding 1 in register B:
1010 Content of A before
1100 Content of B (logic operand)
0110 Content of A after
- This is done using the exclusive-OR operation.


## Selective Clear

- Selective-clear clears to 0 the bits in register A where there is a corresponding 1 in register B:
1010 Content of A before
1100 Content of B (logic operand)
0010 Content of A after
- This is done using the logical-AND operation and $\boldsymbol{B}^{\prime}$.


## Mask

- Mask clears to 0 the bits in register A where there is a corresponding 0 in register $B$ :
1010 Content of A before
1100 Content of B (logic operand)
1000 Content of A after
- This is done using the logical-AND operation and $\boldsymbol{B}$.


## Insert

- Insert inserts a new value into a set of bits in register A.
- First we mask out the upper four bits (in our 8-bit value):

01101010 Content of A before
$\underline{0000 \quad 1100}$ Content of B (logic operand)
00001010 Content of A after

- In the second step, we insert the new values:

00001010 Content of A before
10010000 Content of B (logic operand)
10011010 Content of A after

- The masking is done using an AND and the insertion is done with an OR.


## Clear

- Clear compares A and B and produces all 0s if the numbers are equal. the bits in register A where there is a corresponding 0 in register B:
1010 Content of A before
1010 Content of B (logic operand)
$0000 \quad \mathrm{~A} \leftarrow \mathrm{~A} \oplus \mathrm{~B}$
If $A \& B$ are both 1 or both 0 , this produces 0. This is done using the logical-AND operation and $\boldsymbol{B}$.


## Shift Microoperations

- Shift microoperations are used for serial transfer of data and are used in conjunction with arithmetic and logic operations.
- The register contents can be shifted to the left or to the right.
- There are three types of shift operations:
- Logical shifts transfers 0 through the serial input, with all the bits involved in the shifting.
- Arithmetic shifts multiplies (or divides) a signed number by 2 .
- Circular shifts circulates the bits of the register around the two ends with no loss of information.


## Shift Microoperations

| Symbolic Designation | Description |
| :--- | :--- |
| $\mathrm{R} \leftarrow \operatorname{shl} \mathrm{R}$ | Shift-left register R |
| $\mathrm{R} \leftarrow \operatorname{shr} \mathrm{R}$ | Shift-right register R |
| $\mathrm{R} \leftarrow \operatorname{cil} \mathrm{R}$ | Circular shift-left register R |
| $\mathrm{R} \leftarrow \operatorname{cir} \mathrm{R}$ | Circular shift-right register R |
| $\mathrm{R} \leftarrow$ ashl R | Arithmetic Shift-left register R |
| $\mathrm{R} \leftarrow$ ashr R | Arithmetic Shift-right register R |

## Arithmetic Shift Right



Sign
bit


## Arithmetic Logic Shift Unit

- Instead of having individual registers performing the various microoperations, computers use an Arithmetic Logic Unit which combine these functions.


Function Table for Arithmetic Logic Shift Unit

## Operation Select

| $\underline{\mathbf{S}}_{\mathbf{3}}$ | $\underline{\mathbf{S}}_{\mathbf{2}}$ | $\underline{\mathbf{S}_{\mathbf{1}}}$ | $\underline{\mathbf{S}_{\mathbf{0}}}$ | $\underline{\mathbf{C}_{\text {in }}}$ | $\underline{\text { Operation }}$ | $\underline{\text { Function }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | $\mathrm{~F}=\mathrm{A}$ | Transfer A |
| 0 | 0 | 0 | 0 | 1 | $\mathrm{~F}=\mathrm{A}+1$ | Increment A |
| 0 | 0 | 0 | 1 | 0 | $\mathrm{~F}=\mathrm{A}+\mathrm{B}$ | Addition |
| 0 | 0 | 0 | 1 | 1 | $\mathrm{~F}=\mathrm{A}+\mathrm{B}+1$ | Add with Carry |
| 0 | 0 | 1 | 0 | 0 | $\mathrm{~F}=\mathrm{A}+\overline{\mathrm{B}}$ | Subtract with Borrow |
| 0 | 0 | 1 | 0 | 1 | $\mathrm{~F}=\mathrm{A}+\overline{\mathrm{B}}+1$ | Subtraction |
| 0 | 0 | 1 | 1 | 0 | $\mathrm{~F}=\mathrm{A}-1$ | Decrement A |
| 0 | 0 | 1 | 1 | 1 | $\mathrm{~F}=\mathrm{A}$ | Transfer A |

## Function Table for Arithmetic Logic Shift Unit

## Operation Select

| $\underline{\mathbf{S}_{\mathbf{3}}}$ | $\underline{\mathbf{S}}_{\mathbf{2}}$ | $\underline{\mathbf{S}}_{\underline{\mathbf{1}}}$ | $\underline{\mathbf{S}_{\mathbf{0}}}$ | $\underline{\mathbf{C}}_{\underline{\mathbf{n}}}$ | $\underline{\text { Operation }}$ | $\underline{\text { Function }}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | x | $\mathrm{F}=\mathrm{A} \wedge \mathrm{B}$ | AND |
| 0 | 1 | 0 | 1 | x | $\mathrm{F}=\mathrm{A} \vee \mathrm{B}$ | OR |
| 0 | 1 | 1 | 0 | x | $\mathrm{F}=\mathrm{A} \oplus \mathrm{B}$ | XOR |
| 0 | 1 | 1 | 1 | x | $\mathrm{F}=\mathrm{A}$ | Complement A |
| 1 | 0 | x | x | x | $\mathrm{F}=\operatorname{shr} \mathrm{A}$ | Shift-Right A into F |
| 1 | 1 | x | x | x | $\mathrm{F}=\operatorname{shl} \mathrm{A}$ | Shift-Left A into F |

