# CSC 370 - Computer Architecture and Organization

Lecture 5 - Synchronous Sequential Logic

#### Synchronous Sequential Logic

- The digital circuits that we have looked at so far are combinational, depending only on the inputs. In practice, most systems have many components that contain memory elements, which require *sequential* logic.
- A sequential circuit contains both a combinational circuit and memory elements, whose output also serves as an input for the combinational circuit.
- The binary data stored in the memory elements define the state of the sequential circuit and help determine the conditions for changing the state in the memory elements.





## Sequential Circuits: Synchronous and Asynchronous


- There are two types of sequential circuits, classified by their signal's timing:
  - Synchronous sequential circuits have behavior that is defined from knowledge of its signal at discrete instants of time.
  - The behavior of asynchronous sequential circuits depends on the order in which input signals change and are affected at any instant of time.


#### Synchronous Sequential Circuits


- Synchronous sequential circuits need to use signal that affect memory elements at discrete time instants.
- Synchronization is achieved by a timing device called a master-clock generator which generates a periodic train of clock pulses.



































$$Q(t+1) = S + R'Q(t)$$

$$SR = 0$$


Q	S		
	S	R	Q(t+1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Indeterminate
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Indeterminate
	0 0 1 1	0 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	0     1     0       0     1     1       1     0     0       1     0     1       1     1     0




Truth Table for D Flip-flops

Q	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1

## Karnaugh Map for D Flip-flops




$$Q(t+1) = D$$




Truth Table for JK Flip-flops					
	Q	J	K	Q(t+1)	
	0	0	0	0	
	0	0	1	0	
	0	1	0	1	
	0	1	1	1	
	1	0	0	1	
	1	0	1	0	
	1	1	0	1	
	1	1	1	0	

#### Karnaugh Map for JK Flip-flops




$$Q(t+1) = JQ' + K'Q$$



Truth Table for T Flip-flops

Q(t)	T	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0

## Karnaugh Map for T Flip-flops



$$Q(t+1) = TQ' + T'Q$$


#### Triggering Flip-flops

- The state of a flip-flop is switched by a momentary change in input signal (called a *trigger*).
  - RS flip-flops are asynchronous and require an input trigger defined by a change of signal level. If the level does not return to its original level (0 in NOR flipflops; 1 in NAND flip-flops), they cannot be triggered again.
  - Clocked flip-flops are triggered by pulses, which start at a value of 0, rise to 1 momentarily and return to 0.

#### Triggering Flip-flops (continued)

- Sequential circuits have feedback paths between the combinational circuits and memory elements, which could produce instability if memory element outputs are changing while combinational circuit outputs are sampled by the clock pulse.
- This timing problem can be solved by not have flip-flop outputs change until the pulse returns to 0. This requires delaying the propagation of the flip-flop's signal.
- This is more easily done by having the delay unit within the flip-flop.


#### **Clock Pulses**




To avoid having a flip-flop change values during the life of a clock pulse, it is important to have the flip-flop respond to either positive *or* negative edge *only*.

#### Master-Slave Flip-Flop


- A master-slave flip-flop consists of two flipflops, one serving as a master, one serving as a slave and an inverter for the clock pulse.
- First the master is set (or cleared) and then the slave.








#### Edge-Triggered Flip-Flops


- In edge-triggered flip-flops, output transitions occur at a specific level of the clock pulse.
- When the pulse exceeds this threshold, inputs are locked out and the flip-flop won't respond to input until the clock pulse returns to 0.
- <u>Setup time</u> the time for which the D input must be maintained at a constant value prior to application of the pulse.
- <u>Hold time</u> the time for which the D input must not change after the application of the positive-going transition of the pulse.
















## State Table for the Sequential Circuit

Output


Next state

Present State	x = 0	<i>x</i> = 1	x = 0	<i>x</i> = 1
<u>AB</u>	<u>AB</u>	<u>AB</u>	<u>y</u>	<u>y</u>
00	00	01	0	0
01	11	01	0	0
10	10	00	0	1
11	10	11	0	0






#### State Equations for the Sequential Circuit



$$A(t+1) = Bx' + (B+x')A$$
  
=  $Bx' + (B'x)'A$ 

State Equations for the Sequential Circuit



$$B(t+1) = A'x + (A'+x)B$$
  
=  $Ax + (Ax')'B$ 

## Flip-flop Excitation Tables

- Characteristic tables tell us the state into which a flip-flop goes depending on the inputs.
- What we really want to know is what inputs we need to get the flip-flop to make a particular transition

## Characteristic Table for RS Flip-flop

<u>s</u>	<u>R</u>	<u>Q(t+1)</u>
0	0	Q(t)
0	1	0
1	0	1
1	1	?

## Excitation Table for RS Flip-flop

Q(t)	<u>Q(t+1)</u>	<u>S</u>	<u>R</u>
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

## Excitation Table for JK Flip-flop

Q(t)	<u>Q(t+1)</u>	Ţ	<u>K</u>
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

## Excitation Table for D Flip-flop

Q(t)	<u>Q(t+1)</u>	D
0	0	0
0	1	1
1	0	0
1	1	1

### Excitation Table for T Flip-flop

Q(t)	<u>Q(t+1)</u>	<u>T</u>
0	0	0
0	1	1
1	0	1
1	1	0

#### Sequential Logic Design

- Designing a sequential circuits consits of choosing the flip-flops and combinational gates.
  - The number of flip-flops depends on the number of states in the circuits.
  - The combinational circuit depends on the state table.


#### Sequential Logic Design Procedure

- The procedure is summarized by these steps:
  - 1. The word description of the circuit behavior is states, accompanied by a state diagram, timing diagram or other pertinent data.
  - 2. Obtain the state table from the given information about the circuit.
  - 3. The number of states may be reduced if the sequential circuit can be characterized by input-output relationships independent of the number of states.
  - 4. Assign binary values to each state if the state table obtained in step 2 or 3 contains letter symbols.

#### Sequential Logic Design Procedure (continued)

- 5. Determine the number of flip-flops needed and assign a letter symbol to each
- 6. Choose the type of flip-flop to be used.
- 7. From the state table, derive the circuit excitation and output table.
- 8. Using the map or any other simplification method, derive the circuit output function and the flip-flop input functions.
- 9.Draw the logic diagram.







## State Table for the Sequential Circuit

		1	Next State		
Prese	nt State	x =	= 0	X =	= 1
A	В	A	В	A	В
0	0	0	0	0	1
0	1	0	1	1	0
1	0	1	0	1	1
1	1	1	1	0	0


com	Input binatio	s of nal circuit			com	Outpu binatio		<u>cuit</u>
	esent State	Input	Ne Sta		<u>-</u>	Flip-flo	p inpu	ıts
A	В	X	A	В	JA	KA	JB	KB
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	0	1	0	X	X	0
0	1	1	1	0	1	X	X	1
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1









#### Karnaugh Maps for Combinational Circuit (continued)




KA = Bx







#### Circuit Diagram for Sequential Circuit



#### Designing a Binary Counter

- A sequential circuit that goes through a prescribed sequence of states when an input pulse is applied is called a *counter*.
- The straight binary sequence is the simplest sequence and a counter that follows it is called a *binary counter*.
- An binary counter with n flip-flops will count from 0 to 2<sup>n</sup>-1.





#### Excitation Table for 3-bit Binary Counter

Count Sequence			Flip-flop inputs		
$A_2$	$A_1$	$A_0$	$TA_2$	$TA_1$	$TA_0$
0	0	0	0	0	1
0	0	1	0	1	1
0	1	0	0	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	0	0	1
1	1	1	1	1	1
			1		

