CSC 370 - Computer Architecture and Organization

Lecture 4 - Combinational Logic

Introduction

- A combinational circuit consists of input variables, logic gates, and output variables.
 - The logic gates accept *n* input signals and generate the *m* signals that become output.
- For n input variables, there are 2ⁿ possible combinations of binary input values.
 - For each input combination, there will be one and only possible output combination.
- Each input will have one or two wires.
 - If there is one wire, it will be either in the normal (unprimed) form or the complemented (primed) form.
 - If there are two wires, it will supply both forms.





Analysis Procedure

- 1. Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions for each gate output.
- 2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.
- 3. Repeat the process outlined in step 2 until the outputs of the circuits are obtained.
- 4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.







	٢	The '	Trutl	n Tał	ole f	or F	1	
A	B	<u>C</u>	<u>F</u> ₂	<u>F'</u> 2	<u>T</u> 1	<u>T</u> 2	<u>T</u> 3	<u>F</u> 1
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1



The Steps in the Design Procedure

The procedure involves these steps:

- 1. The problem is stated.
- 2. The number of available input variables and required output variables is determined.
- 3. The input and output variables are assigned letter symbols.
- 4. The truth tables that defines the required relationships between inputs and outputs are derived.
- 5. The simplified Boolean function for each output is obtained.
- 6. The logic diagram is drawn.







	BCD	Input	ts	Exc	cess-3	Out	<u>outs</u>
A	B	<u>C</u>	D	W	X	y	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

Г











Half Adder

- The most basic arithmetic operation is the addition of two binary digits.
- We know that:
 - -0+0=0
 - -0+1=1+0=1
 - -1+1=10
- If both addends are 1, we need a carry bit which will be added to the addend in the next more significant bit.

• We can	Ha	lf Addei	r (contir	nued)	truth table.
we can	v			s no min	truth tuble.
	Λ	y O		0	
	0	0	0	0	-
	0	1	0	1	
	1	0	0	1	
	1	1	1	0	
• From thi S = x'y C = xy	is we i + xy'	learn that = $x \oplus y$			













x	v	Z	С	S
<u> </u>	0	0		$\frac{\underline{\mathbf{D}}}{0}$
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





















- We can define them as:
 - $\mathbf{P}_{i} = \mathbf{A}_{i} \oplus \mathbf{B}_{i}$
 - $G_i = A_i B_i$
- The output sum and carry are now:

$$\begin{split} \mathbf{S}_{i} &= \mathbf{P}_{i} \oplus \mathbf{G}_{i} \\ \mathbf{C}_{i+1} &= \mathbf{G}_{i} + \mathbf{P}_{i} \mathbf{C}_{i} \end{split}$$











Full Subtractor

- A full subtractor performs subtraction between two bits takinginto account the potential borrow from a lower significance bit.
- A full subtractor's inputs are
 - x, the minuend
 - y, the subtrahend
 - z, the borrow

X	<u>y</u>	Z	B	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

















Binary Sum	BCD Sum	Decimal
$\overline{X} Z_8 Z_4 Z_2 Z_1$	$\frac{1}{C S_8} S_4 S_2 S_1$	Deemar
0 0 0 0 0		0
0 0 0 1	0 0 0 0 1	1
0 0 1 0	0 0 0 1 0	2
0 0 1 1	0 0 0 1 1	3
0 1 0 0	0 0 1 0 0	4
0 1 0 1	0 0 1 0 1	5
0 1 1 0	0 0 1 1 0	6
0 1 1 1	0 0 1 1 1	7
1 0 0 0	$0 \ 1 \ 0 \ 0 \ 0$	8
1 0 0 1	0 1 0 0 1	9

		DAUUCI
Binary Sum	BCD Sum	Decimal
$X Z_8 Z_4 Z_2 Z_1$	$CS_8S_4S_2S_1$	
0 1 0 1 0	1 0 0 0 0	10
0 1 0 1 1	$1 \ 0 \ 0 \ 0 \ 1$	11
0 1 1 0 0	$1 \ 0 \ 0 \ 1 \ 0$	12
0 1 1 0 1	$1 \ 0 \ 0 \ 1 \ 1$	13
0 1 1 1 0	$1 \ 0 \ 1 \ 0 \ 0$	14
) 1 1 1 1	1 0 1 0 1	15
1 0 0 0 0	$1 \ 0 \ 1 \ 1 \ 0$	16
1 0 0 0 1	$1 \ 0 \ 1 \ 1 \ 1$	17
1 0 0 1 0	$1 \ 1 \ 0 \ 0 \ 0$	18
	1 1 0 0 1	10











- A magnitude comparator is a combinational circuit that compares two numbers, A and B and determines their relative magnitudes.
- The output is three variables that indicate whether A = B, A > B or A < B.







nable	ble Inputs				Outputs						
E	<u>A</u> 2	<u>A</u> 1	<u>A</u> 0	<u>D</u> ₇	<u>D</u> 6	<u>D</u> 5	<u>D</u> 4	<u>D</u> 3	<u>D</u> 2	<u>D</u> 1	<u>D</u>
0	X	Х	Х	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0



NAND Gate Decoder

- Some decoders are constructed with NAND gates instead of AND gates.
- Since NAND gates invert the outputs, it is more economical to invert the signals, i.e., E has a value 0 to enable the circuit and 1 to disable, and there is only one output D_i with a value of 0.

		Tru	th Ta	able		
E	<u>A</u> 1	<u>A</u> 0	<u>D</u> 0	<u>D</u> 1	<u>D</u> 2	<u>D</u> ₃
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0
1	X	X	1	1	1	1

















Inputs	(Dutputs	
$D_0 D_1 D_2 D_3$	X	у	V
0 0 0 0	Х	Х	0
1 0 0 0	0	0	1
X 1 0 0	0	1	1
X X 1 0	1	0	1
X X X 1	1	1	1











4-t	o-1-Line N	Iultiplexer	Function 7	Fable
	<u>Se</u>	lect	<u>Output</u>	
	<u>S</u> 1	<u>S</u> 0	<u>Y</u>	
	0	0	I ₀	
	0	1	I ₁	
	1	0	I ₂	
	1	1	I ₃	

