# CSC 370 - Computer Architecture and Organization 

Lecture 4- Combinational Logic

## Introduction

- A combinational circuit consists of input variables, logic gates, and output variables.
- The logic gates accept $n$ input signals and generate the $m$ signals that become output.
- For n input variables, there are $2^{\mathrm{n}}$ possible combinations of binary input values.
- For each input combination, there will be one and only possible output combination.
- Each input will have one or two wires.
- If there is one wire, it will be either in the normal (unprimed) form or the complemented (primed) form.
- If there are two wires, it will supply both forms.


# Block Diagram for a Combinational Circuit 



## Combinational Circuit Analysis

- Analysis of a combinational circuit requires that we find the function(s) that the circuit implements.
- First we must ensure that the circuit is combinational and not sequential. (The lack of feedback paths or memory elements ensures that).
- After this, we try to find the logic function or truth table.


## Analysis Procedure

1. Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions for each gate output.
2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.
3. Repeat the process outlined in step 2 until the outputs of the circuits are obtained.
4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

## Analysis Example



## Analysis Example - The Outputs

- We initially get:

$$
\begin{aligned}
& \mathrm{F}_{2}=\mathrm{AB}+\mathrm{AC}+\mathrm{BC} \\
& \mathrm{~T}_{1}=\mathrm{A}+\mathrm{B}+\mathrm{C} \\
& \mathrm{~T}_{2}=\mathrm{ABC}
\end{aligned}
$$

- Next, we consider the outputs of gates that are a function of symbol that are already defined:

$$
\begin{aligned}
& \mathrm{T}_{3}=\mathrm{F}_{2}{ }_{2} \mathrm{~T}_{1} \\
& \mathrm{~F}_{1}=\mathrm{T}_{3}+\mathrm{T}_{2}
\end{aligned}
$$

## Analysis Example - Solving For $\mathrm{F}_{1}$

$$
\begin{aligned}
\mathrm{F}_{1} & =\mathrm{T}_{3}+\mathrm{T}_{2}=\mathrm{F}_{2} \mathrm{~T}_{1}+\mathrm{ABC} \\
& =(\mathrm{AB}+\mathrm{AC}+\mathrm{BC})^{\prime}(\mathrm{A}+\mathrm{B}+\mathrm{C})+\mathrm{ABC} \\
& =\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}\right)\left(\mathrm{A}^{\prime}+\mathrm{C}^{\prime}\right)\left(\mathrm{B}^{\prime}+\mathrm{C}^{\prime}\right)(\mathrm{A}+\mathrm{B}+\mathrm{C})+\mathrm{ABC} \\
& =\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime} \mathrm{C}^{\prime}\right)\left(\mathrm{AB} \mathrm{~A}^{\prime}+\mathrm{AC} \mathrm{C}^{\prime}+\mathrm{BC}^{\prime}+\mathrm{B}^{\prime} \mathrm{C}\right)+\mathrm{ABC} \\
& =\mathrm{A}^{\prime} \mathrm{BC}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}+\mathrm{AB} \mathrm{~B}^{\prime} \mathrm{C}^{\prime}+\mathrm{ABC}
\end{aligned}
$$

| The Truth Table for $\mathrm{F}_{1}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underline{\text { A }}$ | B | C | $\underline{\underline{F}}_{\underline{2}}$ | $\underline{\mathrm{F}_{2}}$ | $\mathrm{T}_{1}$ | $\underline{T}_{2}$ | $\underline{T}_{3}$ | $\mathrm{F}_{1}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |

## Design Procedure

- The design procedure starts with the verbal outline of the problem and ends with a logic circuit diagram or a set of Boolean functions from which the circuit diagram can be created.


## The Steps in the Design Procedure

The procedure involves these steps:

1. The problem is stated.
2. The number of available input variables and required output variables is determined.
3. The input and output variables are assigned letter symbols.
4. The truth tables that defines the required relationships between inputs and outputs are derived.
5. The simplified Boolean function for each output is obtained.
6. The logic diagram is drawn.

## The Truth Table

- The truth table consists of input and output columns.
- The 1 s and 0 s for the input are obtained from the $2^{n}$ combinations of $n$ input variables.
- An output could be either 1 or 0 for every valid input combination.
- Some input combinations will not occur; these become don't-care conditions.


## Simplifying the Boolean Functions

- The output functions are simplified by Boolean algebra, Karnaugh maps or tabulation.
- There will usually more than one simplified expression to choose from.
- Which expression we choose may depend on circuit design constraints such as :
- Minimum number of gates
- Number of input to a gate
- Minimum propagation time of the signal through the circuit.
- Minimum number of interconnections
- Limitation of the driving capabilities of each gates.


## Code Conversion From BCD to Excess-3

- BCD (Binary-Coded Decimal) and Excess3 provide two different ways of representing a decimal value in a binary format.
- There will be a one-to-one correspondence between BCD inputs and the corresponding Excess-3 values.
- Not all the BCD minterms are valid values. These will lead to don't-care conditions.


## Truth Table for BCD to Excess-3

| BCD Inputs |  |  |  |  | Excess-3 Outputs |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | $\underline{\mathbf{B}}$ | $\underline{\mathbf{C}}$ | $\underline{\mathbf{D}}$ | $\underline{\mathbf{w}}$ | $\underline{\mathbf{x}}$ | $\mathbf{y}$ | $\underline{\mathbf{z}}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  |  |  |






Circuit Diagram for BCD to Excess-3


## Half Adder

- The most basic arithmetic operation is the addition of two binary digits.
- We know that:
$-0+0=0$
$-0+1=1+0=1$
$-1+1=10$
- If both addends are 1 , we need a carry bit which will be added to the addend in the next more significant bit.


## Half Adder (continued)

- We can summarize this in the form of a truth table:

| x | y | C | S |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

- From this we learn that:

$$
S=x^{\prime} y+x y^{\prime}=x \oplus y
$$

C $=x y$


Implementing a Half Adder Using XOR


## Implementing a Half Adder As a Product of

 Sums

Implementing a Half Adder As a Product of


## Implementing a Half Adder



## The Full Adder

- A full adder is a combinational circuit that forms the arithmetic sum of three inputs.
- It consists of 3 inputs and two outputs.
- Two of the inputs ( $x$ and $y$ ) are the same as in the half adder.
- The third input ( z ) is the carry from the addition of the previous (lesser significance) bits.

Truth table for a full adder

| $\underline{\mathbf{x}}$ | $\underline{\mathbf{y}}$ | $\underline{\mathbf{z}}$ | $\underline{\mathbf{C}}$ | $\underline{\mathbf{S}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Karnaugh Maps for Full Adder


Full Adder Circuit Diagram For the Sum


Full Adder Circuit Diagram For the Carry


Full Adder Circuit Diagram Using Half Adders


## Block Diagram For Adders



Full Adder

## Binary Adder

- A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers.
- It can be constructed by connecting a series of full adders in cascade.


## 4 -Bit Adder



## 4-Bit Adder - An Example

| Subscript i | 3 | 2 | 1 | 0 | $\mathrm{C}_{\text {i }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Carry | 0 | 1 | 1 | 0 | $\mathrm{A}_{\mathrm{i}}$ |
| Augend | 1 | 0 | 1 | 1 | $\mathrm{B}_{\mathrm{i}}$ |
| Augend | 0 | 0 | 1 | 1 | $\mathrm{C}_{\mathrm{i}}$ |
| Sum | 1 | 1 | 1 | 0 | $\mathrm{S}_{\mathrm{i}}$ |
| Output Carry | 0 | 0 | 1 | 1 | $\mathrm{C}_{\text {i }+1}$ |

## Carry Propagation

- Adding two binary numbers in parallel implies that we have all the bits that we need available at the same time. The cascading of carries seems to belie this assumption.
- If we can generate the necessary bits to determine carries in parallel, then we can actually do the summation without waiting for a carry to cascade through.


## Carry Propagation

- We can add two additional terms:
$\mathrm{G}_{\mathrm{i}}$ - Carry Generate
$P_{i}$ Carry Propagate
- We can define them as:
$\mathrm{P}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \oplus \mathrm{B}_{\mathrm{i}}$
$\mathrm{G}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \mathrm{B}_{\mathrm{i}}$
- The output sum and carry are now:
$\mathrm{S}_{\mathrm{i}}=\mathrm{P}_{\mathrm{i}} \oplus \mathrm{G}_{\mathrm{i}}$
$\mathrm{C}_{\mathrm{i}+1}=\mathrm{G}_{\mathrm{i}}+\mathrm{P}_{\mathrm{i}} \mathrm{C}_{\mathrm{i}}$


## Carries in a Carry Lookahead Generator

$\mathrm{C}_{0}=$ input carry
$\mathrm{C}_{1}=\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0}$
$\mathrm{C}_{2}=\mathrm{G}_{1}+\mathrm{P}_{1} \mathrm{C}_{1}=\mathrm{G}_{1}+\mathrm{P}_{1}\left(\mathrm{G}_{0}+\mathrm{P}_{0} \mathrm{C}_{0}\right)$
$=G_{1}+P_{1} G_{0}+P_{1} P_{0} C_{0}$
$\mathrm{C}_{3}=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{C}_{2}$
$=\mathrm{G}_{2}+\mathrm{P}_{2} \mathrm{G}_{1}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{G}_{0}+\mathrm{P}_{2} \mathrm{P}_{1} \mathrm{P}_{0} \mathrm{C}_{0}$

## Carry Lookahead Generator



## Half Subtractor

- A half subtractor subtracts two bits and produces their difference and whether a 1 was borrowed.
- We must remember that: $0-0=0 ; 1-0=1$; and $1-1=0$ If we have $0-1$, we must borrow from the next place, so our difference is 1 with a borrow of 1 .


## Truth Table for the Half Subtractor

| $\underline{\mathbf{x}}$ | $\underline{\mathbf{y}}$ | $\underline{\mathbf{B}}$ | $\underline{\mathbf{D}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |

$$
\begin{aligned}
& D=x^{\prime} y+x y^{\prime}=x \oplus y \\
& B=x^{\prime} y
\end{aligned}
$$

## Full Subtractor

- A full subtractor performs subtraction between two bits takinginto account the potential borrow from a lower significance bit.
- A full subtractor's inputs are
- $x$, the minuend
$-y$, the subtrahend
-z , the borrow


## Truth Table for the Full Subtractor

| $\underline{\mathbf{x}}$ | $\mathbf{y}$ | $\underline{\mathbf{z}}$ | $\underline{\mathbf{B}}$ | $\underline{\mathbf{D}}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Karnaugh Maps for Full Subtractor

| yz | 00 | 01 | 11 | 10 |
| :---: | :---: | :---: | :---: | :---: |
| 0 |  | 1 |  | 1 |
| 1 | 1 |  | 1 |  |



## Adder-Subtracter

- Subtracting $\boldsymbol{A}-\boldsymbol{B}$ is most easily done by adding $\boldsymbol{B}$ ' to $\boldsymbol{A}$ and then adding 1.
- This makes it convenient to combine both addition and subtraction into one circuit, called an addersubtracter.
- M is the mode indicator
- $\mathrm{M}=0$ indicates addition ( B is left alone and $\mathrm{C}_{0}$ is 0 )
$-M=1$ indicates subtraction ( $B$ is complement and $C_{0}$ is 1).



## Overflow

- If addition of 2 n -bit augends produces an n+1-bit sum, we say that overflow occurs.
- Overflow is a problem for computers if undetected because the answer that is produced is erroneous.


## Examples Of No Overflow

|  | Carry out of sign bit | Carry into sign bit |  |
| :--- | :--- | :--- | :--- |
|  | $\downarrow$ |  | 0 |
| Carries: | 0 | 0 | 0 |
| +70 | 01000110 | +70 | 01000110 |
| -80 | $\underline{10110000}$ | +20 | $\underline{00010100}$ |
| -10 | 11110110 | +90 | 01011010 |

If there is no overflow, the carry into the sign bit matches the carry out of the sign bit.

## Examples Of Overflow

| Carry out of sign bit |  | Carry into sign bit |  |
| :---: | :---: | :---: | :---: |
|  | 1 |  |  |
| Carries: | 01 * | 1 | 0 |
| +70 | 01000110 | -70 | 10111010 |
| + $\underline{80}$ | $\underline{01010000}$ | -80 | $\underline{10110000}$ |
| +150 | 10010110 | -150 | 01101010 |

If there $\underline{i s}$ overflow, the carry into the sign bit does not match the carry out of the sign bit.


## Decimal Adder

- Some systems perform arithmetic on decimal values, which are stored in BCD form.
- A decimal adder requires 9 inputs: 4 bits for each decimal digit of the augend and a carry bit.
- The easiest way to construct a decimal adder is by using a binary adder and then convert the sum to decimal form.
- The five inputs are K (the binary carry), $\mathrm{Z}_{8}, \mathrm{Z}_{4}, \mathrm{Z}_{2}$ and $\mathrm{Z}_{1}$.
- The five outputs are C (the decimal carry), $\mathrm{S}_{8}, \mathrm{~S}_{4}$, $\mathrm{S}_{2}$ and $\mathrm{S}_{1}$.


## The Truth Table for the BCD Adder

| Binary Sum | BCD Sum | Decimal |
| :---: | :---: | :---: |
| K $\mathrm{Z}_{8} \mathrm{Z}_{4} \mathrm{Z}_{2} \mathrm{Z}_{1}$ | $\mathrm{CS} \mathrm{S}_{8} \mathrm{~S}_{4} \mathrm{~S}_{2} \mathrm{~S}_{1}$ |  |
| $0 \times 10000$ | $\begin{array}{llllll}0 & 0 & 0 & 0 & 0\end{array}$ | 0 |
| $\begin{array}{llllll}0 & 0 & 0 & 0 & 1\end{array}$ | $\begin{array}{llllll}0 & 0 & 0 & 0 & 1\end{array}$ | 1 |
| $\begin{array}{llllll}0 & 0 & 0 & 1 & 0\end{array}$ | $\begin{array}{lllll}0 & 0 & 0 & 1 & 0\end{array}$ | 2 |
| $\begin{array}{llllll}0 & 0 & 0 & 1 & 1\end{array}$ | $\begin{array}{llllll}0 & 0 & 0 & 1 & 1\end{array}$ | 3 |
| $\begin{array}{lllll}0 & 0 & 1 & 0 & 0\end{array}$ | $\begin{array}{llllll}0 & 0 & 1 & 0 & 0\end{array}$ | 4 |
| $\begin{array}{lllll}0 & 0 & 1 & 0 & 1\end{array}$ | $\begin{array}{llllll}0 & 0 & 1 & 0 & 1\end{array}$ | 5 |
| $\begin{array}{llllll}0 & 0 & 1 & 1 & 0\end{array}$ | $\begin{array}{llllll}0 & 0 & 1 & 1 & 0\end{array}$ | 6 |
| $\begin{array}{llllll}0 & 0 & 1 & 1 & 1\end{array}$ | $\begin{array}{llllll}0 & 0 & 1 & 1 & 1\end{array}$ | 7 |
| $\begin{array}{lllll}0 & 1 & 0 & 0 & 0\end{array}$ | $\begin{array}{lllll}0 & 1 & 0 & 0 & 0\end{array}$ | 8 |
| $\begin{array}{lllll}0 & 1 & 0 & 0 & 1\end{array}$ | $\begin{array}{lllll}0 & 1 & 0 & 0 & 1\end{array}$ | 9 |

## The Truth Table for the BCD Adder

| Binary Sum |  |  |  |  | BCD Sum |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| K | $\mathrm{Z}_{8}$ | $\mathrm{Z}_{4} \mathrm{Z}_{2} \mathrm{Z}_{1}$ |  | Decimal |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |



## Binary Multiplier

- Binary multiplication is performed the same way as decimal multiplication, except each line is either the multiplicand shifted or all zeros, depending on whether the multiplier bit is 1 or 0 .
- Example:

$$
\begin{array}{llll} 
& & & \mathrm{B}_{1} \\
& & \mathrm{~B}_{0} \\
& & \mathrm{~A}_{1} & \mathrm{~A}_{0} \\
& & \mathrm{~A}_{0} \mathrm{~B}_{1} & \mathrm{~A}_{0} \mathrm{~B}_{0} \\
& \mathrm{~A}_{1} \mathrm{~B}_{1} & \mathrm{~A}_{1} \mathrm{~B}_{0} \\
\hline \mathrm{C}_{3} & \mathrm{C}_{2} & \mathrm{C}_{1} & \mathrm{C}_{0}
\end{array}
$$

## 2-Bit Multiplier



4-Bit by 3-bit Multiplier


## Magnitude Comparator

- A magnitude comparator is a combinational circuit that compares two numbers, A and B and determines their relative magnitudes.
- The output is three variables that indicate whether $\mathrm{A}=\mathrm{B}, \mathrm{A}>\mathrm{B}$ or $\mathrm{A}<\mathrm{B}$.

Magnitude Comparator - The Algorithm

- If $A=A_{3} A_{2} A_{1} A_{0}$ and $B=B_{3} B_{2} B_{1} B_{0}$ then if we define $x_{i}=A_{i} B_{i}+A_{i}^{\prime} B_{i}^{\prime}$ where $i=0,1,2,3$
- $\mathrm{A}=\mathrm{B}$ when $\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{x}_{0}=1$
- $(\mathrm{A}>\mathrm{B})$

$$
=\mathrm{A}_{3} \mathrm{~B}_{3}^{\prime}+\mathrm{x}_{3} \mathrm{~A}_{2} \mathrm{~B}^{\prime}{ }_{2}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{~A}_{1} \mathrm{~B}_{1}^{\prime}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{~A}_{0} \mathrm{~B}_{0}^{\prime}
$$

- $(\mathrm{A}<\mathrm{B})$
$=\mathrm{A}_{3}^{\prime} \mathrm{B}_{3}+\mathrm{x}_{3} \mathrm{~A}^{\prime}{ }_{2} \mathrm{~B}_{2}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{~A}_{1}{ }_{1} \mathrm{~B}_{1}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{~A}_{0}{ }_{0} \mathrm{~B}_{0}$


## Magnitude Comparator - The Circuit



## Decoders

- A decoder is a combinational circuits that converts binary information from the n coded inputs to a maximum of $2^{\mathrm{n}}$ unique outputs.
- The decoders in which that we are interested are n-to-m-line decoders, where $2^{\mathrm{n}} \geq \mathrm{m}$.
- Commercial decoders usually include an enable input, without which there is no response from the decoder.


## Truth Table For For a 3-to-8-Line Decoder

Enable
Inputs
Outputs

| $\underline{\mathbf{E}}$ | $\underline{\mathbf{A}}_{\underline{\mathbf{2}}}$ | $\underline{\mathbf{A}}_{\underline{\mathbf{1}}}$ | $\underline{\mathbf{A}}_{\underline{\mathbf{0}}}$ | $\underline{\mathbf{D}}_{\underline{\mathbf{z}}}$ | $\underline{\mathbf{D}}_{\underline{\mathbf{6}}}$ | $\underline{\mathbf{D}}_{\underline{\mathbf{s}}}$ | $\underline{\mathbf{D}}_{\mathbf{4}}$ | $\underline{\mathbf{D}}_{\underline{\mathbf{}}}$ | $\underline{\mathbf{D}}_{\underline{\mathbf{2}}}$ | $\underline{\mathbf{D}}_{\underline{1}}$ | $\underline{\mathbf{D}}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



## NAND Gate Decoder

- Some decoders are constructed with NAND gates instead of AND gates.
- Since NAND gates invert the outputs, it is more economical to invert the signals, i.e., E has a value 0 to enable the circuit and 1 to disable, and there is only one output $\mathrm{D}_{\mathrm{i}}$ with a value of 0 .


## 2-to-4-Line NAND Gate Decoder Truth Table

| $\underline{\mathbf{E}}$ | $\underline{\mathbf{A}}_{\mathbf{1}}$ | $\underline{\mathbf{A}}_{\underline{\mathbf{0}}}$ | $\underline{\mathbf{D}}_{\mathbf{0}}$ | $\underline{\mathbf{D}}_{\mathbf{1}}$ | $\underline{\mathbf{D}}_{\mathbf{2}}$ | $\underline{\mathbf{D}}_{\mathbf{3}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | X | X | 1 | 1 | 1 | 1 |



## Expanding Decoders

- Sometimes a decoder may be needed but only smaller decoders are available.
- Take the example of using 2-to-4 decoders to build a 3-to-8 decoder:
- The less significant inputs are attached to both decoders.
$-\mathrm{A}_{2}$ is used as E for the lower decoder and $\mathrm{E}^{\prime}$ in the higher decoder.


## 3-to-8 Decoder Constructed With Two 2-to-4

 Decoders With Enable

3-to-8 Decoder Constructed With Two 2-to-4
Decoders


## Implementing A Full Adder With a Decoder



## Encoders

- An encoder does the opposite of a decoder
- An encoder has $2^{n}$ (or less) inputs and $n$ outputs.
- An encoder can be implemented using OR gates whose inputs are determined from the truth table.:
$\mathrm{A}_{0}=\mathrm{D}_{1}+\mathrm{D}_{3}+\mathrm{D}_{5}+\mathrm{D}_{7}$
$\mathrm{A}_{1}=\mathrm{D}_{2}+\mathrm{D}_{3}+\mathrm{D}_{6}+\mathrm{D}_{7}$
$\mathrm{A}_{2}=\mathrm{D}_{4}+\mathrm{D}_{5}+\mathrm{D}_{6}+\mathrm{D}_{7}$


## Encoders



## Priority Encoder

- A priority encoder is an encoder with a priority function.
- If two or more inputs are both set, the input with the highest priority takes precedence.
- The outputs x and y indicate the encoded bit; the output V is a valid bit indicator, which is set when one or more bits are set to 1 .


## Truth Table For A Priority Encoder

| Inputs |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Outputs |  |  |  |  |  |
| $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ |  | x | y | V |  |
| 0 | 0 | 0 | 0 |  | X | X | 0 |  |
| 1 | 0 | 0 | 0 |  | 0 | 0 | 1 |  |
| X | 1 | 0 | 0 |  | 0 | 1 | 1 |  |
| X | X | 1 | 0 |  | 1 | 0 | 1 |  |
| X | X | X | 1 |  | 1 | 1 | 1 |  |

Karnaugh Map for X



## Multiplexers

- A multiplexer allows $2^{\mathrm{n}}$ input lines to share a single output line.
- The line currently using the common output line is indicated by the select line inputs.
- The select lines are decoded to determine which input has use of the line.
- A 4-to-1-line multiplexer has six inputs (four data inputs and two select inputs) and one output.
- The truth table would require 64 lines.
- It is more efficient and just as informative to use a function table, where we indicate by function what the output will be.



## 4-to-1-Line Multiplexer Function Table

Select Output

| $\underline{\mathbf{S}}_{\boldsymbol{\mathbf { }}}$ | $\underline{\mathbf{S}}_{\mathbf{0}}$ | $\underline{\mathbf{Y}}$ |
| :---: | :---: | :---: |
| 0 | 0 | $\mathrm{I}_{0}$ |
| 0 | 1 | $\mathrm{I}_{1}$ |
| 1 | 0 | $\mathrm{I}_{2}$ |
| 1 | 1 | $\mathrm{I}_{3}$ |

## Quadruple 2-to-1 Line Multiplexer



