## Systems I: Computer Organization and Architecture

Lecture 7: Synchronous Sequential Logic



# Sequential Circuits: Synchronous and Asynchronous

- There are two types of sequential circuits, classified by their signal's timing:
  - Synchronous sequential circuits have behavior that is defined from knowledge of its signal at discrete instants of time.
  - The behavior of asynchronous sequential circuits depends on the order in which input signals change and are affected at any instant of time.



- Synchronous sequential circuits need to use signal that affect memory elements at discrete time instants.
- Synchronization is achieved by a timing device called a master-clock generator which generates a periodic train of clock pulses.



























Truth Table for JK Flip-flops						
Q	J	K	Q(t+1)			
0	0	0	0			
0	0	1	0			
0	1	0	1			
0	1	1	1			
1	0	0	1			
1	0	1	0			
1	1	0	1			
1	1	1	0			





Truth	n Table for T Flip-	flops
Q(t)	Т	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0



#### Triggering Flip-flops

- The state of a flip-flop is switched by a momentary change in input signal (called a *trigger*).
  - RS flip-flops are asynchronous and require an input trigger defined by a change of signal level. If the level does not return to its original level (0 in NOR flipflops; 1 in NAND flip-flops), they cannot be triggered again.
  - Clocked flip-flops are triggered by pulses, which start at a value of 0, rise to 1 momentarily and return to 0.

#### Triggering Flip-flops (continued)

- Sequential circuits have feedback paths between the combinational circuits and memory elements, which could produce instability if memory element outputs are changing while combinational circuit outputs are sampled by the clock pulse.
- This timing problem can be solved by not have flip-flop outputs change until the pulse returns to 0. This requires delaying the propagation of the flip-flop's signal.
- This is more easily done by having the delay unit within the flip-flop.























1						
	<u>Next</u> s	state	Out	<u>out</u>		
Present State	x = 0	<i>x</i> = 1	<i>x</i> = 0	<i>x</i> = 1		
AB	<u>AB</u>	AB	y.	<u>y</u>		
00	00	01	0	0		
01	11	01	0	0		
10	10	00	0	1		
11	10	11	0	0		











<u>S</u>	<u>R</u>	<u>Q(t+1)</u>
0	0	Q(t)
0	1	0
1	0	1
1	1	?

## Excitation Table for RS Flip-flop

<u>Q(t)</u>	<u>Q(t+1)</u>	<u>S</u>	R
0	0	0	Х
0	1	1	0
1	0	0	1
1	1	X	0

## Excitation Table for JK Flip-flop

<u>Q(t)</u>	<u>Q(t+1)</u>	J	K
0	0	0	Х
0	1	1	Х
1	0	X	1
1	1	X	0



<u>Q(t)</u>	<u>Q(t+1)</u>	D
0	0	0
0	1	1
1	0	0
1	1	1

## Excitation Table for T Flip-flop

<u>Q(t)</u>	<u>Q(t+1)</u>	T
0	0	0
0	1	1
1	0	1
1	1	0



#### Sequential Logic Design Procedure

- The procedure is summarized by these steps:
  - 1. The word description of the circuit behavior is states, accompanied by a state diagram, timing diagram or other pertinent data.
  - 2. Obtain the state table from the given information about the circuit.
  - 3. The number of states may be reduced if the sequential circuit can be characterized by input-output relationships independent of the number of states.
  - 4. Assign binary values to each state if the state table obtained in step 2 or 3 contains letter symbols.





		1	Next State		
Prese	nt State	X =	= 0	X =	= 1
A	В	A	В	A	В
0	0	0	0	0	1
0	1	0	1	1	0
1	0	1	0	1	1
1	1	1	1	0	0

com	Input <u>binatio</u>	s of <u>nal circuit</u>			<u>com</u>	Outpu binatio	ts of nal cir	<u>cuit</u>
Pr S	esent State	Input	Ne Sta	xt ite		Flip-flo	p inpu	its
A	В	Х	А	В	JA	KA	JB	KB
0	0	0	0	0	0	Х	0	Х
0	0	1	0	1	0	Х	1	Х
0	1	0	0	1	0	Х	Х	0
0	1	1	1	0	1	Х	Х	1
1	0	0	1	0	Х	0	0	Х
1	0	1	1	1	Х	0	1	Х
1	1	0	1	1	Х	0	Х	0
1	1	1	0	0	Х	1	Х	1

















Cou	int Sequ	ience	Flip	-flop inpu	ts
$A_2$	$A_1$	$A_0$	$TA_2$	TA <sub>1</sub>	$TA_0$
0	0	0	0	0	1
0	0	1	0	1	1
0	1	0	0	0	1
0	1	1	1	1	1
1	0	0	0	0	1
1	0	1	0	1	1
1	1	0	0	0	1
1	1	1	1	1	1







