Computer Organization and Assembly Language

Lecture 2 – x86 Processor Architecture

What is a processor?

- CPU (Central Processing Unit) or Processor - is the brain of the computer.
- In the PC, the Processor is in the Intel 80x86 or Pentium family.
What does the processor contain?

- **Busses** - Carries data, control signals and addresses between the processor components and other devices within the computer.
- **Registers** - High-speed memory units within the CPU.
- **Clock** - synchronizes all the steps in fetching, decoding and executing instructions.

---

**Basic Microprocessor Design**

- **Central Processor Unit (CPU)**
  - ALU
  - CU
  - clock

- **Memory Storage Unit**

- **I/O Device #1**

- **I/O Device #2**

- **Data bus**

- **Control bus**

- **Address bus**
Steps of the Instruction Execution Cycle

As many as five different operations may be required to execute machine-language instructions:

- **Fetch** – The control unit fetches the instruction, copying it from memory into the CPU, incrementing the program counter (PC).
- **Decode** – The control determines the type of instruction, passing along the necessary control signals to the ALU indicating the operations to be performed.
- **Fetch operands** – If it is a memory-reference instruction, operand(s) have to be fetched from memory
- **Execute** – the operation is performed
- **Store output operand** – the result is saved in memory

Pseudocode For the Instruction Execution Cycle

```
loop
    fetch next instruction
    advance the instruction pointer (ip)
    decode the instruction
    if memory operand is needed, read value from memory
    execute the instruction
    if result is memory operand, write result to memory
    continue loop
```
Instruction Execution Cycle

Intel 32-bit Architecture

The 80386 was Intel’s first 32-bit processor and the first to include parallel stages of execution. The parts that carry these out are:

- **BIU** (Bus Interface Unit) - accesses memory and provides input-output.
- **Code Prefetch Unit** - receive machine instructions from BIU & inserts them into the prefetch queue.
- **Instruction Decode Unit** - decodes machine instructions and converts them into microcode instructions.
- **Execution Unit** - executions microcode instructions.
- **Segment Unit** - translates logical addresses into linear addresses (and performs protection checks).
- **Paging Unit** - translates linear addresses into physical addresses, performs page protections checks and keeps track of recently accessed pages.
### Six-Stage Non-Pipeline Execution

<table>
<thead>
<tr>
<th>Cycles</th>
<th>Stages</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>S-1</td>
<td>1-1</td>
</tr>
<tr>
<td>2</td>
<td>S-2</td>
<td>1-1</td>
</tr>
<tr>
<td>3</td>
<td>S-3</td>
<td>1-1</td>
</tr>
<tr>
<td>4</td>
<td>S-4</td>
<td>1-1</td>
</tr>
<tr>
<td>5</td>
<td>S-5</td>
<td>I-1</td>
</tr>
<tr>
<td>6</td>
<td>S-6</td>
<td>I-1</td>
</tr>
<tr>
<td>7</td>
<td>I-2</td>
<td>I-2</td>
</tr>
<tr>
<td>8</td>
<td>I-2</td>
<td>I-2</td>
</tr>
<tr>
<td>9</td>
<td>I-2</td>
<td>I-2</td>
</tr>
<tr>
<td>10</td>
<td>I-2</td>
<td>I-2</td>
</tr>
<tr>
<td>11</td>
<td>I-2</td>
<td>I-2</td>
</tr>
<tr>
<td>12</td>
<td>I-2</td>
<td>I-2</td>
</tr>
</tbody>
</table>

Without pipelining, CPU resources are wasted.

For k stages, n instructions require $n \times k$ clock cycles.

### Six-Stage Pipeline Instruction

<table>
<thead>
<tr>
<th>Cycles</th>
<th>Stages</th>
<th>Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>S-1</td>
<td>1-1</td>
</tr>
<tr>
<td>2</td>
<td>S-2</td>
<td>1-2</td>
</tr>
<tr>
<td>3</td>
<td>S-3</td>
<td>I-1</td>
</tr>
<tr>
<td>4</td>
<td>S-4</td>
<td>I-2</td>
</tr>
<tr>
<td>5</td>
<td>S-5</td>
<td>I-1</td>
</tr>
<tr>
<td>6</td>
<td>S-6</td>
<td>I-2</td>
</tr>
<tr>
<td>7</td>
<td>I-2</td>
<td>I-2</td>
</tr>
</tbody>
</table>

With pipelining, a second instruction can begin execution almost immediately and finish sooner.

$n$ instructions require $k + (n-1)$ clock cycles.
Pipeline Execution Using A Single Pipeline

If an instruction needs 2 clock cycles to perform an instruction, the one pipeline leads to wasted clock cycles

Superscalar 6-Stage Pipelined Processor

If there are 2 pipelines, odd instructions use the odd pipeline and even instructions use the even pipeline
Reading From Memory

- Memory access is an important factor in understanding program execution speed because memory access via the system bus is much slower than the CPU clock.
- The clock cycles that are wasted while waiting for operands to be fetched are called *wait states*.

Cache Memory

- Cache memory saves data received fetched from or written to memory. Since it is much faster than conventional memory, there are fewer wait states.
- Level-1 cache is built into the processor.
- Level-2 cache is located on separate chips near the processor.
Load and Execute Process

When you “tell” the computer to run a program, certain things happen:

• The user issues a command to run the program
• The operating system (OS) finds the program’s filename in the system directory, if necessary searching through the path for the name.
• The OS retrieves the basic file information, including size and disk location.
• The OS determines a memory location for the file and reads it in and creates a process table entry for it.

Load and Execute Process (continued)

• The OS executes a branching instruction, beginning program execution, creating a new process (the user’s program).
• The process runs by itself, with the OS keeping track of its use of system resources.
• When the program is finished, its table entry and memory are made available for reuse.
Multitasking

- An operating system that can run more than one process (or task) at once is called **multitasking**.
- Since most computers have only one processor, they multitask by giving each process a small portion of processor time called a **time slice**.
- The computer must be able to switch processes quickly, which means that they can store the process’s state before switch.
- Round-robin scheduling is a typical scheduling algorithm where there is a strict rotation between the active processes.

IA-32 Processor Modes of Operations

- There are three basic modes of operation on IA-32 processors:
  - **Protected Mode** – The native processor state, where all instructions and features are available. Each process is given its own memory segment and the processor catches any process attempting to go outside its own segment
  - **Real-address Mode** – The processor acts as if it were an Intel 8086 processor with its more limited environment
  - **System Management Mode** – provides a mechanism for implementation power management and system security
IA-32 Processor Address Space

- In protected mode IA-32 processors can access up to 4 Gigabytes of storage, with memory addresses from 0 to $2^{32}-1$.
- In real mode, a maximum of 1 megabyte of memory can be accessed with memory addresses from 0 to $2^{10}-1$.
- The IA-32 processors provide a Virtual 8086 where multiple MS-DOS programs can run safely within an Windows environment.

### 32-bit Register

<table>
<thead>
<tr>
<th>General Purpose</th>
<th>Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>EAX</td>
<td>AX</td>
</tr>
<tr>
<td>EBX</td>
<td>BX</td>
</tr>
<tr>
<td>ECX</td>
<td>CX</td>
</tr>
<tr>
<td>EDX</td>
<td>DX</td>
</tr>
<tr>
<td>EBP</td>
<td></td>
</tr>
<tr>
<td>ESP</td>
<td></td>
</tr>
<tr>
<td>ESI</td>
<td></td>
</tr>
<tr>
<td>EDI</td>
<td></td>
</tr>
<tr>
<td>CS</td>
<td></td>
</tr>
<tr>
<td>SS</td>
<td></td>
</tr>
<tr>
<td>DS</td>
<td></td>
</tr>
<tr>
<td>ES</td>
<td></td>
</tr>
<tr>
<td>FS</td>
<td></td>
</tr>
<tr>
<td>GS</td>
<td></td>
</tr>
</tbody>
</table>

- **EAX**: Contains the high-order byte of the effective address.
- **EBX**: Contains the low-order byte of the effective address.
- **ECX**: Contains the base address of a segment or the index register.
- **EDX**: Contains the displacement value.
- **EAX** and **EBX**, **ECX** and **EDX** are paired to form 32-bit registers.
- **EIP**: Contains the instruction pointer.
- **EFLAGS**: Contains the processor status flags.
### 16-bit Processor Architecture

#### General Purpose Registers

<table>
<thead>
<tr>
<th>Register</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AX</td>
<td>AX (Accumulator) - favored for arithmetic operations</td>
</tr>
<tr>
<td>BX</td>
<td>BX (Base) - Holds base address for procedures and variables</td>
</tr>
<tr>
<td>CX</td>
<td>CX (Counter) - Used as a counter for looping operations</td>
</tr>
<tr>
<td>DX</td>
<td>DX (Data) - Used in multiplication and division operations.</td>
</tr>
</tbody>
</table>

#### Segment Registers

Segment registers are used to hold base addresses for program code, data and the stack.

<table>
<thead>
<tr>
<th>Register</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CS</td>
<td>CS (Code Segment) - holds the base address for all executable instructions in the program</td>
</tr>
<tr>
<td>SS</td>
<td>SS (Stack Segment) - holds the base address for the stack</td>
</tr>
<tr>
<td>DS</td>
<td>DS (Data Segment) - holds the base address for variables</td>
</tr>
<tr>
<td>ES</td>
<td>ES (Extra Segment) - an additional base address value for variable.</td>
</tr>
</tbody>
</table>
Index Registers

**Index Registers** contain the offsets for data and instructions.

**Offset** - distance (in bytes) from the base address of the segment.

- **BP** (Base Pointer) - contains an assumed offset from the SS register; used to locate variables passed between procedures.
- **SP** (Stack Pointer) - contains the offset for the top of the stack.
- **SI** (Source Index) - Points to the source string in string move instructions.
- **DI** (Destination Index) - Points to the source destination in string move instructions.

Status and Control Registers

**IP** (Instruction Pointer) - contains the offset of the next instruction to be executed within the current code segment.

Flags register contain individual bits which indicate CPU status or arithmetic results. They are usually set by specific instructions.

- **O = Overflow**
- **D = Direction**
- **I = Interrupt**
- **T = Trap**
- **x = undefined**
- **S = Sign**
- **Z = Zero**
- **A = Auxiliary Carry**
- **P = Parity**
- **C = Carry**
Flags

There are two types of flags: control flags (which determine how instructions are carried out) and status flags (which report on the results of operations.

Control flags include:

- Direction Flag (DF) - affects the direction of block data transfers (like long character string). 1 = up; 0 = down.
- Interrupt Flag (IF) - determines whether interrupts can occur (whether hardware devices like the keyboard, disk drives, and system clock can get the CPU’s attention to get their needs attended to.
- Trap Flag (TF) - determines whether the CPU is halted after every instruction. Used for debugging purposes.

Status Flags

- Status Flags include:
  - Carry Flag (CF) - set when the result of unsigned arithmetic is too large to fit in the destination. 1 = carry; 0 = no carry.
  - Overflow Flag (OF) - set when the result of signed arithmetic is too large to fit in the destination. 1 = overflow; 0 = no overflow.
  - Sign Flag (SF) - set when an arithmetic or logical operation generates a negative result. 1 = negative; 0 = positive.
  - Zero Flag (ZF) - set when an arithmetic or logical operation generates a result of zero. Used primarily in jump and loop operations. 1 = zero; 0 = not zero.
  - Auxiliary Carry Flag - set when an operation causes a carry from bit 3 to 4 or borrow (frombit 4 to 3). 1 = carry, 0 = no carry.
  - Parity - used to verify memory integrity. Even # of 1s = Even parity; Odd # of 1s = Odd Parity
Floating-Point Unit

<table>
<thead>
<tr>
<th>80-bit Data Registers</th>
<th>48-bit Pointer Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST(0)</td>
<td>FPU Instruction Pointer</td>
</tr>
<tr>
<td>ST(1)</td>
<td>FPU Data Pointer</td>
</tr>
<tr>
<td>ST(2)</td>
<td></td>
</tr>
<tr>
<td>ST(3)</td>
<td></td>
</tr>
<tr>
<td>ST(4)</td>
<td>16-bit Control Registers</td>
</tr>
<tr>
<td>ST(5)</td>
<td>Tag Register</td>
</tr>
<tr>
<td>ST(6)</td>
<td>Control Register</td>
</tr>
<tr>
<td>ST(7)</td>
<td>Status Register</td>
</tr>
</tbody>
</table>

Opcode Register

The Intel Microprocessor Family

- The Intel family owes its origins to the 8080, an 8-bit processor which could only access 64 kilobytes of memory.
- The 8086 (1978) had 16-bit registers, a 16-bit data bus, 20-bit memory using segmented memory. The IBM PC used the 8088, which was identical except it used an 8-bit data bus.
- 8087 - a math co-processor that worked together with the 8086/8088. Without it, floating point arithmetic require complex software routines.
- 80286 - ran in real mode (like the 8086/8088) or in protected mode could access up tp 16MB using 24-bit addressing with a clock speed between 12 and 25 MHz. Its math co-processor was the 80287.
The Intel Microprocessor Family (continued)

- 80386 or \textit{i386} (1985) - used 32-bit registers and a 32-bit data bus. It could operate in real, protected or virtual mode. In virtual mode, multiple real-mode programs could be run.
- \textit{i486} - The instruction set was implemented with up to 5 instructions fetched and decoded at once. SX version had its FPU disabled.
- The Pentium processor had an original clock speed of 90 MHz and cold decode and executed two instructions at the same time, using \textit{dual pipelining}.

P6 Processor Family

- The P6 family of processors was introduced in 1995.
- It includes the Pentium Pro, Pentium II, Pentium III and Pentium 4.
- The Pentium II introduces MMX technology for multimedia applications.
- The Pentium III introduced SIMD with 128-bit registers to move larger amounts of data.
- The Pentium 4 uses NetBurst micro-architecture to allow the processors to operate at higher speeds.
**Intel Core Processor Family**

- Intel introduce the Core family of processors in 2006, which are more powerful than the Pentium processors that preceded them.
- So far they include:
  - Core 2 Duo – 2 processors codes, 1.8-3.3 GHz, 64 bit, 6 MByte L2 cache.
  - Core 2 Quad - 4 processors codes, up to 12 MByte L2 cache, 1333 MHz front side bus.

**CISC Architecture**

- The Intel processors have been based on the CISC (Complex Instruction Set Computer) approach to processor design.
- CISC processors have large, powerful instruction sets that can include many high-level operations. But the size of the instruction set makes the control unit relatively slow.
RISC Architecture

- RISC computers use smaller, streamlined instruction sets that allow their control units to be quicker.
- Intel processors are backwards-compatible and are basically CISC but use RISC features such as pipelining and superscalar.

Segmented Memory Map, Real-Address Mode

![Segmented Memory Map Diagram](image)
Calculating Absolute Addresses

- Every byte of PC memory has its own address, with addresses running from 0 up through highest memory location.
- Logical addresses (used in instructions) and physical addresses (where data and instructions are stored) are not the same; there is a translation process.
- There are two hexadecimal formats used by Intel processors:
  - 32-bit segment-offset address (e.g., 08F1:0100)
  - 20-bit absolute address (e.g., 09010)

| Segment value: | 0 8 F 1 (0) |
| Offset:        | 0 1 0 0     |
| Absolute address | 0 9 0 1 0 |

Relocatable addressing

- This is an example of relocatable addressing, which allows programs on multiprogramming systems to be moved from one area of memory to another without rearranging every address referenced.
- Addresses can be rearranged simply by changing the value of the appropriate segment register.
Protected Mode Memory Management

- When the processor runs in protected mode, a program can access up to 4 gigabytes of memory.
- Although the programmer’s view of memory is a flat image of 4 GB, the operating system works in the background to create and maintain this image.
- The segment registers point to segment descriptor tables, which define locations of the program segments:
  - CS refers to the code segment’s descriptor table
  - DS refers to the data segment’s descriptor table
  - SS refers to the stack segment’s descriptor table

Flat Segmentation Memory Model
Multi-Segment Memory Model

<table>
<thead>
<tr>
<th>base address</th>
<th>limit</th>
<th>access</th>
</tr>
</thead>
<tbody>
<tr>
<td>00026000</td>
<td>0010</td>
<td></td>
</tr>
<tr>
<td>00008000</td>
<td>000A</td>
<td></td>
</tr>
<tr>
<td>00003000</td>
<td>0002</td>
<td></td>
</tr>
</tbody>
</table>

Paging

- IA-32 architecture also allows memory segments to be divided into 4K units called pages.
- Many of these pages of memory are saved on disk in a swap file and are loaded into memory (and rewritten in the swap file) when the CPU needs a page that is not present in physical memory. This situation is called a page fault.
- The use of paging and swap files allows the memory used to be several times larger than physical memory; it is known as virtual memory.
The Motherboard

• The motherboard has connections to all or most of the following:
  – CPU
  – External cache memory
  – Main memory SIMMs or DIMMs
  – ROM BIOS
  – IDE cables (for hard disks and CD-ROM drives)
  – Sound synthesizers
  – Parallel, serial, USB, video, keyboard, joystick, and mouse connections
  – Network adapters
  – PCI Bus Connectors for sound cards, graphics cards, data acquisition boards and other I/O devices.

Other PC Components

• The PCI (Peripheral Component Interconnect) bus was develop by Intel to connect the Pentium processor with other devices within the computer.
• The Motherboard chipset includes other controllers and processors that work as a set to manage all the components of the computer, including the DMA (Direct Memory Access) Controller, Interrupt Controller, Timer Counter, Keyboard and Mouse Controller, etc.
Video Output

- The video adapter control the display of both text and graphics.
- The video adapter consists of:
  - the video controller, which is a special-purpose microprocessor which controls what appears where on the screen.
  - video display memory, which stores what is displayed where on the screen.
- All text and graphics is stored in video RAM and sent to the monitor via the video controller.

Memory

- There are several types of memory that is used by PCs:
  - ROM (Read-Only Memory) - memory permanently burnt into chips and cannot be changed.
  - EPROM (Erasable Programmable Read-Only Memory) – can be erased using UV light and reprogrammed.
  - DRAM (Dynamic Random Access Memory) – where most programs and data are stored. IF it is not refreshed regularly, its contents is lost.
  - SRAM (Static Random Access Memory) – it doesn’t need refreshing, making it ideal for cache’s high-speed use.
  - CMOS RAM – used on the motherboard to store system setup data.
Access Levels for I/O Operations

- Applications Program (Level 3)
- OS Function (Level 2)
- BIOS Function (Level 1)
- Hardware (Level 0)